## Low Noise/Low Power/I²C Bus/256 Taps

The ISL90810 integrates a digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the $1^{2} \mathrm{C}$ bus interface. Each potentiometer has an associated Wiper Register (WR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper. When powered on the ISL90810's wiper will always commence at mid-scale (128 tap position).

The DCP can be used as three-terminal potentiometer or as two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## Features

- 256 resistor taps $-0.4 \%$ resolution
- $I^{2} C$ serial interface with write/read capability
- Power-on preset to mid-scale (128 tap position)
- Wiper resistance: $70 \Omega$ typical @ 3.3V
- Standby current $5 \mu \mathrm{~A}$ max
- Power supply: 2.7 V to 5.5 V
- $50 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$ total resistance
- 8 Ld MSOP
- Pb-free plus anneal available (RoHS compliant)


## Pinout

ISL90810 ( 8 LD MSOP)
TOP VIEW


## Ordering Information

| PART NUMBER | PART MARKING | R $_{\text {TOTAL }}(\mathbf{k} \Omega)$ | TEMP RANGE ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. DWG\# |
| :--- | :--- | :---: | :---: | :--- | :--- |
| ISL90810WIU8 | AJL | 10 | -40 to +85 | 8 Ld MSOP | M8.118 |
| ISL90810WIU8Z* (Note) | DEN | 10 | -40 to +85 | 8 Ld MSOP (Pb-free) | M8.118 |
| ISL90810WAU8Z* (Note) | 810WA | 10 | -40 to +105 | 8 Ld MSOP (Pb-free) | M8.118 |
| ISL90810UIU8 | AJK | 50 | -40 to +85 | 8 Ld MSOP | M8.118 |
| ISL90810UIU8Z* (Note) | DEM | 50 | -40 to +85 | 8 Ld MSOP (Pb-free) | M8.118 |
| ISL90810UAU8Z* (Note) | 810UA | 50 | -40 to +105 | 8 Ld MSOP (Pb-free) | M8.118 |

*Add "-TK" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Block Diagram



Pin Descriptions

| MSOP <br> PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | NC | No connection |
| 2 | SCL | $I^{2}$ C interface clock |
| 3 | SDA | Serial data I/O for the I ${ }^{2}$ C interface |
| 4 | GND | Ground |
| 5 | RW | "Wiper" terminal of the DCP |
| 6 | RL | "Low" terminal of the DCP |
| 7 | RH | "High" terminal of the DCP |
| 8 | VCC $^{\text {CC }}$ | Power supply |

Equivalent Circuitry


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage at Any Digital Interface Pin |  |
| With Respect to $\mathrm{V}_{\mathrm{SS}}$ | -0.3V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
|  |  |
| Voltage at Any DCP Pin With |  |
| Respect to $\mathrm{V}_{\text {SS }}$ | -0.3 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Lead Temperature (Soldering, 10s) | . $+300^{\circ} \mathrm{C}$ |
| IW (10s) | . . . $\pm 6 \mathrm{~mA}$ |
| Latchup | Level A @ $+105^{\circ} \mathrm{C}$ |
| ESD |  |
| HBM . | . . 6 kV |
| MM . |  |

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| 8 Ld MSOP Package | 130 |
| Maximum Junction Temperature (Plastic Package | $+150^{\circ} \mathrm{C}$ |
| Recommended Operating Conditions |  |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Automotive. | . $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $V_{\text {CC }}$ | . 2.7 V to 5.5 V |
| Power Rating | . 5 mW |
| Wiper Current | $\pm 3.0 \mathrm{~mA}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Analog Specifications Over recommended operating conditions unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN | TYP (Notes 2) | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {TOTAL }}$ | $\mathrm{R}_{\mathrm{H}}$ to $\mathrm{R}_{\mathrm{L}}$ Resistance | W, U versions respectively |  |  | 10, 50 |  | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\mathrm{H}}$ to $\mathrm{R}_{\mathrm{L}}$ Resistance Tolerance |  |  | -20 |  | +20 | \% |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} @+25^{\circ} \mathrm{C} \\ & \text { Wiper current }=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{TOTAL}} \end{aligned}$ |  |  | 70 | 200 | $\Omega$ |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{L} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitance (Note 14, Equivalent circuitry) |  |  |  | 10/10/25 |  | pF |
| l LkgDCP | Leakage on DCP pins (Note 14) | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| VOLTAGE DIVIDER MODE (0V @ RL; V CC @ RH; measured at RW, unloaded) |  |  |  |  |  |  |  |
| INL (Note 7) | Integral Non-Linearity |  |  | -1 |  | 1 | LSB (Note 3) |
| DNL (Note 6) | Differential Non-Linearity | Monotonic over all tap positions | W option | -0.75 |  | +0.75 | LSB (Note 3) |
|  |  |  | U option | -0.5 |  | +0.5 | LSB (Note 3) |
| ZSerror (Note 4) | Zero-Scale Error | W option |  | 0 | 1 | 7 | LSB (Note 3) |
|  |  | U option |  | 0 | 0.5 | 2 |  |
| FSerror (Note 5) | Full-Scale Error | W option |  | -7 | -1 | 0 | LSB (Note 3) |
|  |  | U option |  | -2 | -0.5 | 0 |  |
| TCV (Notes 8, 14) | Ratiometric Temperature Coefficient | DCP Register set to 80 hex |  |  | $\pm 4$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |

RESISTOR MODE (Measurements between RW and RL with RH not connected, or between RW and RH with RL not connected)

| RINL (Note 12) | Integral Non-Linearity | DCP register set between 20 hex and FF hex. Monotonic over all tap positions |  | -1 |  | 1 | MI (Note 9) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RDNL (Note 6) | Differential Non-Linearity | DCP register set between 20 hex and FF hex. Monotonic over all tap positions | W option | -0.75 |  | +0.75 | MI (Note 9) |
|  |  |  | U option | -0.5 |  | +0.5 | MI (Note 9) |
| Roffset (Note 10) | Offset | W option |  | 0 | 1 | 7 | MI (Note 9) |
|  |  | U option |  | 0 | 0.5 | 2 | MI (Note 9) |
| $\begin{gathered} \mathrm{TC}_{R} \\ \text { (Notes } 13,14 \text { ) } \end{gathered}$ | Resistance Temperature Coefficient | DCP register set between 20 hex and FF hex |  |  | $\pm 35$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

Operating Specifications Over the recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP <br> (Note 1) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC1 | $\mathrm{V}_{\text {CC }}$ Supply Current (Volatile Write/Read) | $\mathrm{fsCL}=400 \mathrm{kHz} ; \mathrm{SDA}=\text { Open; (for } \mathrm{I}^{2} \mathrm{C} \text {, Active, }$ Read and Volatile Write States only) |  | 20 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}, I^{2} \mathrm{C}$ Interface in Standby State, Temperature range from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 2 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ Interface in Standby State, Temperature range from $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |  | 2 | 8 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+3.6 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ Interface in Standby State, Temperature range from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 0.8 | 2 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+3.6 \mathrm{~V}, I^{2} \mathrm{C}$ Interface in Standby State, Temperature range from $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |  | 0.8 | 5 | $\mu \mathrm{A}$ |
| ${ }^{\prime}$ LkgDig | Leakage Current at Pins SDA and SCL | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| t DCP (Note 14) | DCP Wiper Response Time | SCL falling edge of last bit of DCP Data Byte to wiper change |  |  | 1 | $\mu \mathrm{s}$ |
| Vpor | Power-On Recall Voltage | Minimum $\mathrm{V}_{\mathrm{CC}}$ at which memory recall occurs | 1.8 |  | 2.6 | V |
| $\mathrm{V}_{\text {CC }}$ Ramp | V CC Ramp Rate |  | 0.2 |  |  | V/ms |
| $\mathrm{t}_{\mathrm{D}}$ (Note 14) | Power-Up Delay | $\mathrm{V}_{\mathrm{CC}}$ above Vpor, to DCP Initial Value Register recall completed, and $\mathrm{I}^{2} \mathrm{C}$ Interface in standby state |  |  | 3 | ms |
| SERIAL INTERFACE SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | SDA, and SCL Input Buffer LOW Voltage |  | -0.3 |  | $0.3 * \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | SDA, and SCL Input Buffer HIGH Voltage |  | $0.7 * \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Hysteresis <br> (Note 14) | SDA and SCL Input Buffer Hysteresis |  | $\begin{aligned} & 0.05^{*} \\ & \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |  |  | V |
| V ${ }_{\text {OL }}$ (Note 14) | SDA Output Buffer LOW Voltage, Sinking 4mA |  | 0 |  | 0.4 | V |
| Cpin (Note 14) | SDA, and SCL Pin Capacitance |  |  |  | 10 | pF |
| ${ }^{\text {f SCL }}$ | SCL Frequency |  |  |  | 400 | kHz |
| $\mathrm{t}_{\mathrm{IN}}$ (Note 14) | Pulse Width Suppression Time at SDA and SCL Inputs | Any pulse narrower than the max spec is suppressed. |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ (Note 14) | SCL Falling Edge to SDA Output Data Valid | SCL falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$, until SDA exits the $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ window. |  |  | 900 | ns |
| $\mathrm{t}_{\text {BUF }}$ (Note 14) | Time the Bus Must be Free Before the Start of a New Transmission | SDA crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ during a STOP condition, to SDA crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ during the following START condition. | 1300 |  |  | ns |
| tow | Clock LOW Time | Measured at the $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ crossing. | 1300 |  |  | ns |
| $\mathrm{t}_{\text {HIGH }}$ | Clock HIGH Time | Measured at the $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ crossing. | 600 |  |  | ns |
| tsu:STA | START Condition Setup Time | SCL rising edge to SDA falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| $\mathrm{t}_{\text {HD: }}$ STA | START Condition Hold Time | From SDA falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ to SCL falling edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| tsu:DAT | Input Data Setup Time | From SDA exiting the $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ window, to SCL rising edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | 100 |  |  | ns |
| $t_{\text {HD }}$ DAT | Input Data Hold Time | From SCL rising edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ to SDA entering the $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ window. | 0 |  |  | ns |
| tsu:STO | STOP Condition Setup Time | From SCL rising edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$, to SDA rising edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |

Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP <br> (Note 1) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {thD }}$ STO | STOP Condition Hold Time for Read, or Volatile Only Write | From SDA rising edge to SCL falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ (Note 14) | Output Data Hold Time | From SCL falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$, until SDA enters the $30 \%$ to $70 \%$ of $V_{C C}$ window. | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}($ Note 14) | SDA and SCL Rise Time | From $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} 20+ \\ 0.1 \text { * } \mathrm{Cb} \end{gathered}$ |  | 250 | ns |
| $\mathrm{t}_{\text {F }}$ (Note 14) | SDA and SCL Fall Time | From $70 \%$ to $30 \%$ of $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{gathered} 20+ \\ 0.1 * \mathrm{Cb} \end{gathered}$ |  | 250 | ns |
| Cb (Note 14) | Capacitive Loading of SDA or SCL | Total on-chip and off-chip | 10 |  | 400 | pF |
| Rpu (Note 14) | SDA and SCL Bus Pull-Up Resistor Off-Chip | Maximum is determined by $t_{R}$ and $t_{F}$. For $\mathrm{Cb}=400 \mathrm{pF}$, max is about $2 \sim 2.5 \mathrm{k} \Omega$. For $\mathrm{Cb}=40 \mathrm{pF}$, max is about $15 \sim 20 \mathrm{k} \Omega$ | 1 |  |  | $\mathrm{k} \Omega$ |

## SDA vs SCL Timing



NOTES:
2. Typical values are for $T_{A}=+25^{\circ} \mathrm{C}$ and 3.3 V supply voltage.
3. LSB: $\left[V(R W)_{255}-V(R W)_{0}\right] / 255$. $V(R W)_{255}$ and $V(R W)_{0}$ are $V(R W)$ for the $D C P$ register set to $F F$ hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
4. $Z S$ error $=V(R W) / / L S B$.
5. FS error $=\left[\mathrm{V}(\mathrm{RW})_{255}-\mathrm{V}_{\mathrm{CC}}\right] / \mathrm{LSB}$.
6. $D N L=\left[V(R W)_{i}-V(R W)_{i-1}\right] / L S B-1$, for $i=1$ to $255 . i$ is the $D C P$ register setting.
7. $\mathrm{INL}=\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}-\mathrm{i} \cdot \mathrm{LSB}-\mathrm{V}(\mathrm{RW})_{0}\right) / L S B$, for $\mathrm{i}=1$ to 255 .
8. $T C_{V}=\frac{\operatorname{Max}\left(V(R W)_{\mathrm{i}}\right)-\operatorname{Min}\left(\mathrm{V}(R W)_{\mathrm{i}}\right)}{\left[\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)+\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)\right] / 2} \times \frac{10^{6}}{145^{\circ} \mathrm{C}} \quad \begin{aligned} & \text { for } \mathrm{i}=16 \text { to } 240 \text { decimal, } \mathrm{T}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \text {. Max }() \text { is the maximum value of the wiper } \\ & \text { voltage and } \operatorname{Min}() \text { is the minimum value of the wiper voltage over the temperature range. }\end{aligned}$
9. $M I=\left|R_{255}-R_{0}\right| / 255$. $R_{255}$ and $R_{0}$ are the measured resistances for the DCP register set to $F F$ hex and 00 hex respectively.

Roffset $=\mathrm{R}_{0} / \mathrm{MI}$, when measuring between RW and RL.
10. Roffset $=R_{255} / M I$, when measuring between $R W$ and $R H$.
11. RDNL $=\left(R_{i}-R_{i-1}\right) / M I$, for $i=32$ to 255.
12. RINL $=\left[R_{i}-(M I \bullet i)-R_{0}\right] / M I$, for $i=32$ to 255 .
13. $T C_{R}=\frac{[\operatorname{Max}(\mathrm{Ri})-\operatorname{Min}(\mathrm{Ri})]}{[\operatorname{Max}(\mathrm{Ri})+\operatorname{Min}(\mathrm{Ri})] / 2} \times \frac{10^{6}}{145^{\circ} \mathrm{C}}$ for $\mathrm{i}=32$ to $255, \mathrm{~T}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$. $\operatorname{Max}()$ is the maximum value of the resistance over the temperature range.
14. This parameter is not $100 \%$ tested.

## Typical Performance Curves



FIGURE 1. WIPER RESISTANCE vs TAP POSITION [ 1 (RW) $=\mathrm{V}_{\mathrm{CC}}$ /Rtotal] FOR 50k $\Omega(\mathrm{U})$


FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k $\Omega$ (W)


FIGURE 5. ZSerror vs TEMPERATURE


FIGURE 2. STANDBY $I_{C C}$ vs $V_{C C}$


FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR $10 \mathrm{k} \Omega$ (W)


FIGURE 6. FSerror vs TEMPERATURE

Typical Performance Curves (Continued)


FIGURE 7. DNL vs TAP POSITION IN RHEOSTAT MODE FOR $50 \mathrm{k} \Omega$ (U)


FIGURE 9. END TO END RTOTAL \% CHANGE vs TEMPERATURE


FIGURE 11. TC FOR RHEOSTAT MODE IN ppm


FIGURE 8. INL vs TAP POSITION IN RHEOSTAT MODE FOR $50 \mathrm{k} \Omega$ (U)


FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm


FIGURE 12. FREQUENCY RESPONSE (2.2MHz)

## Typical Performance Curves (Continued)



FIGURE 13. MIDSCALE GLITCH, CODE 80h TO 7Fh (WIPER 0)

## Principles of Operation

The ISL90810 is an integrated circuit incorporating one DCP with its associated registers, and an $I^{2} \mathrm{C}$ serial interface providing direct communication between a host and the potentiometer.

## DCP Description

The DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of the DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8 -bit volatile Wiper Register (WR). When the WR of the DCP contains all zeroes (WR[7:0]: 00h), its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR of the DCP contains all ones (WR[7:0]: FFh), its wiper terminal (RW) is closest to its "High" terminal (RH). As the value of the WR increases from all zeroes ( 0 decimal) to all ones (255 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically.
While the ISL90810 is being powered up, The WR is reset to 80 h ( 128 decimal), which locates RW roughly at the center between RL and RH.
The WR can be read or written to directly using the $I^{2} \mathrm{C}$ serial interface as described in the following sections. The $I^{2} \mathrm{C}$ interface Address Byte has to be set to OOhex to access the WR.


FIGURE 14. LARGE SIGNAL SETTLING TIME

## $I^{2} C$ Serial Interface

The ISL90810 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL90810 operates as a slave device in all applications.
All communication over the $\mathrm{I}^{2} \mathrm{C}$ interface is conducted by sending the MSB of each byte of data first.

## Protocol Conventions

Data states on the SDA line must change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 15). On power-up of the ISL90810 the SDA pin is in the input mode.

All ${ }^{2} \mathrm{C}$ interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL90810 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (See Figure 15). A START condition is ignored during the powerup for the device.
All ${ }^{2} \mathrm{C}$ interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (See Figure 15) A STOP condition at the end of a read operation, or at the end of a write operation places the device in its standby mode.

An acknowledge (ACK) is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (See Figure 16).

The ISL90810 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL90810 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.
A valid Identification Byte contains 0101000 as the seven MSBs. The LSB is the Read/Write bit. Its value is " 1 " for a Read operation, and "0" for a Write operation (See Table 1)
The address byte is set to 00 h and follows the identification byte. Read and write operations always point to address 00h, indicating the WR for the device.

TABLE 1. IDENTIFICATION BYTE FORMAT

| 0 | 1 | 0 | 1 | 0 | 0 | 0 | $R / \bar{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (MSB) |  |  |  |  |  |  |  |

(LSB)

## Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL90810 responds with an ACK. At this time the device enters its standby state (See Figure 17).

## Data Protection

A valid Identification Byte. Address Byte, and total number of SCL pulses act as a protection for the registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is received. The Data Byte is transferred to the Wiper Register (WR) at the falling edge of the SCL pulse that loads the last bit (LSB) of the Data Byte.

## Read Operation

A Read operation consists of a three byte instruction followed by one Data Byte (See Figure 18). The master initiates the operation issuing the following sequence: a START, the identification byte with the R/W bit set to " 0 ", an Address Byte, a second START, and a second Identification byte with the R/W bit set to "1". After each of the three bytes, the ISL90810 responds with an ACK. The the ISL90810 transmits Data Bytes as long as the master responds with an ACK during the SCL cycle following the eighth bit of each byte. The master terminates the read operation (issuing a $\overline{\mathrm{ACK}}$ and a STOP condition) following the last bit of the Data Byte (See Figure 18).


FIGURE 15. VALID DATA CHANGES, START, AND STOP CONDITIONS


FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER


FIGURE 17. BYTE WRITE SEQUENCE


FIGURE 18. READ SEQUENCE

Mini Small Outline Plastic Packages (MSOP)


NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. $-\mathrm{H}-$ Interlead flash and protrusions shall not exceed 0.15 mm ( 0.006 inch) per side.
5. Formed leads shall be planar with respect to one another within $0.10 \mathrm{~mm}(0.004)$ at seating Plane.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " $N$ " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm ( 0.003 inch) total in excess of " $b$ " dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm ( 0.0027 inch).
10. Datums $-\mathrm{A}-$ and $-\mathrm{B}-$ to be determined at Datum plane $-\mathrm{H}-$.
11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M8.118 (JEDEC MO-187AA)
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.037 | 0.043 | 0.94 | 1.10 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.030 | 0.037 | 0.75 | 0.95 | - |
| b | 0.010 | 0.014 | 0.25 | 0.36 | 9 |
| c | 0.004 | 0.008 | 0.09 | 0.20 | - |
| D | 0.116 | 0.120 | 2.95 | 3.05 | 3 |
| E1 | 0.116 | 0.120 | 2.95 | 3.05 | 4 |
| e | 0.026 |  | BSC | 0.65 |  |
| BSC | - |  |  |  |  |
| E | 0.187 | 0.199 | 4.75 | 5.05 | - |
| L | 0.016 | 0.028 | 0.40 | 0.70 | 6 |
| L1 | 0.037 |  | REF | 0.95 |  |
| REF | - |  |  |  |  |
| N | 8 |  |  | 8 |  |
| R | 0.003 | - | 0.07 | - | 7 |
| R1 | 0.003 | - | 0.07 | - | - |
| 0 | $5^{\circ}$ | $15^{\circ}$ | $5^{\circ}$ | $15^{\circ}$ | - |
| $\alpha$ | $0^{\circ}$ | $6^{\circ}$ | $0^{\circ}$ | $6^{\circ}$ | - |

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

